更新于 1月16日

Digital Design Engineer Lead (DDR5 SPD Hub)

4-6万
  • 成都郫都区
  • 5-10年
  • 硕士
  • 全职
  • 招1人

职位描述

数字前端设计存储芯片DDRSPD
Summary:
SPD Hub Digital Designer Lead will lead the design development, design implementation, and verification of digital logic for DDR5 SPD Hub (Serial Presence Detect Hub) including register interface, control logic, security features, and I3C/I²C communication modules. This position requires both technical and leadership skills owning solid digital design fundamentals, familiarity with memory architecture, and experience in RTL development and chip integration while working closely with multi-disciplinary groups to drive and design key aspects of SPD Hub products.
RESPONSIBILITIES:
• Participate in architecture definition and micro-architecture design for DDR5 SPD Hub features.
• Develop and lead RTL (Verilog/SystemVerilog) for I3C, I²C, RCD/SPD-Hub related control logic, ECC/parity and protection mechanisms.
• Perform and lead digital design verification/testcases using standard RTL/DV languages (Verilog, SV, UVM), strong documentation skills for spec/test plan documents.
• Works closely with digital design team and collaborate with analog/mixed-signal, DFT, and physical design teams to support full-chip integration.
• Work closely with firmware and validation teams to ensure correct system-level behavior.
• Solid knowledge of industry standard ASIC tools/flow for daily work: Digital Simulators, synthesis tools, DFT, LEC, STA, etc
• Participate in bring-up, validation, and failure analysis for engineering samples.
• Provide documentation including design spec, timing diagrams, and integration guide.
• Good written/verbal communication English skills and strong team work/collaboration.
REQUIREMENTS:
• PhD or MS degree with 10+ years of experience in digital ASIC design.
• Experience with memory subsystem architecture, preferably DDR4/DDR5 or SPD/RCD devices.
• Experience with DDR5 SPD Hub or RCD/PMIC product development.
• Knowledge of I3C (MIPI) protocol, I²C/SMBus, or SPD EEPROM behavior.
• Experience with security logic, including encryption/authentication basics.
• Strong knowledge of ASIC development process and digital design techniques.
• Experience with programming, scripting and automation languages like Perl/TCL/Unix/Python and C/C++
• Executing tasks that hit project milestones
• Knowledge/Experience with the following is a plus:
 embedded designs and/or firmware development
 knowledge of power management industry/applications
 experience of mixed signal design
 I2C, I3C, SPI, USB, PMBUS/USB-PD

工作地点

郫都区成都市高新西区综合保税区区科新路8号

职位发布者

刘女士/HR

立即沟通
公司LogoMPS(成都芯源系统有限公司)
芯源系统股份有限公司(Monolithic Power Systems, Inc.,简称MPS)是全球领先的模拟IC半导体公司,也是集成功率半导体全球技术领导者。我们以专有的创新工艺流程为依托,重新设想和定义高性能电源解决方案,不断推动人工智能、汽车、工业、云计算等领域的持续发展,通过环保易用的产品,提高人类生活质量。MPS目前自主研发电源管理产品已超过4000种,服务上万家客户,在全球建立了30余家分支机构。自2003年起,MPS在成都、杭州、上海、深圳等城市设立了分公司和办事处,目前中国区雇员2500余人。 MPS在中国*中国区总部:成都芯源系统有限公司MPS CD是MPS在成都高新西区出口加工区投资兴建的全资子公司。公司成立于2004年8月,主要从事模拟集成电路的设计研发、生产制造和生产技术支持。*应用研发中心:杭州茂力半导体技术有限公司MPS HZ是MPS于2006年3月在杭州成立的外商独资企业,主要致力于电源系统半导体、集成电路的设计、开发和技术服务。*市场销售:芯源信息咨询(上海)有限公司及其深圳分公司MPS SH/SZ于2003年至2004年期间先后成立,作为MPS在中国的销售中心,分别负责MPS在北中国区和南中国区的销售与客户支持。为适应MPS在中国的迅猛发展,我们现有如下职位虚位以待,诚邀勇于创新、敢于挑战的你!加入我们,与芯同行,引领未来!雇佣理念 MPS为所有符合条件的应聘者提供公平公正的就业机会,不因种族、信仰、肤色、性别、性取向、国籍、血统、年龄、婚姻状况、怀孕、健康状况、残障及其他受中华人民共和国法律法规所保护的情况而有任何程度或形式上的区别对待。我们基于知识技能、工作经验、培训经历及个性特质甄选最合适的雇员。如您对该政策有任何疑问或抱怨,请与MPS人力资源部联系。如欲了解更多信息,敬请登陆公司全球网站:www.monolithicpower.com或关注公司官方微信号:MPS芯源系统您也可以通过以下邮箱联系我们中国区招聘团队:hr-cn@monolithicpower.com声明近期发现有不法分子冒用MPS名义进行虚假招聘,严重侵害应聘者权益并损害本公司声誉,本公司将保留采取法律手段追责的权利。本公司在此特别提醒广大应聘者,切勿轻信非正规渠道或来历不明的招聘信息。请提高警惕,谨防上当受骗。如有疑问,欢迎通过MPS官方渠道联系核实。联系方式:028-87303000-3650/4415/4546/4458
公司主页